Manufacturer: Anshan Keifat Electronic Ceramic Technical Co.,Ltd. No:	
Approval Sheet for Product Specificat	tion
Customer:	
Product: Lead type Low DF Ceramic capacitors of Medium	and high
voltage	
PART No.:	
Mfr. P/N:	
Date: 年 月 日	
Manufacturer Customer Confirm	1
Prepared by 薛志豪	

Manufacturer		Customer	Confirm
Prepared by	薛志豪	合格 OK □ 不合格 NG □	
Checked by	于金龙	Checked by	
Approved by	范垂旭	Approved by	

No. 177 Xingsheng Road Tiexi District Anshan, China Address:

Fax: 86-412-8200366 Tel.: 86-412-8234566

E-mail: asaec111@126.com



	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high voltage	Edition	Page
Lead type Low of Ceramic capacitors of Medium and high voltage	A	2

Index

No.	Item	Page
1	Index	
2	Revision History	
3	Features	
4	Application	
5	Part Number Designation	
6	Appearance and Dimension	
7	Marking、Structure	
8	Capacity—Temperature curve, capacity, dielectric loss—frequency curve	
9	Specification and Test Method	
10	Package Description	
11	Label	
12	Caution	



			PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high voltage		Edition	Page	
		Α	3	
		Revision History	,	
Edition	Date	Contents of formulation / modification /	Formulation	Approval
		repeal		
Α		New edition released	薛志豪	于金龙



	PART NO.	
I and type I aw DE Cameria corrections of Madium and high waltage		Page
Lead type Low DF Ceramic capacitors of Medium and high voltage	Α	4

■ Features

- Low Dissipation Factor
- High breakdown strength
- Operating temperature range -25~+125 °C
- Coated with flame-retardant epoxy resin (conforming to UL94V–0 standard).
- DC1KV~3KV Rated Voltage item are available.
- Bulk or taping product can be available.

■ Application

Using for H-out and supply circuits of color TV and monitor, copy machine, inverter lighting.

■ Part Number Designation

1Type

Code	Type Designation
CT81	Class II High-Voltage

③Temperature Characteristic

GB	EIA	Temp. range	Cap. Change
BN	Y5P	-25 ∼+85℃	±10%
R	Y5R	-25 ∼+85℃	±15%

5Tolerance

Code	Tolerance
K	±10%
М	±20%

⑦Lead Space

Code	Lead Space
5	5.0±0.5mm
7.5	7.5 ± 0.5mm

②Rated Voltage

Code	Rated Vol. (DC)
1KV	1000V
3KV	3000V

4 Capacitance

Code	Capacitance
221	220 pF
222	2200 pF

6Lead Shape

Code	Shape		
а	In-kink		
k	Out-kink		

®Package

Code	Shape
Т	Taping



	PART NO.	
Lood type I ow DE Comemic conscitons of Medium and high valtage	Edition	Page
Lead type Low DF Ceramic capacitors of Medium and high voltage	A	5

■ Appearance and Structure


, .lele .							
CODE	CODE NO.	D_{max}	T _{max}	L	F	d	STYLE
		(mm)	(mm)	(mm)	(mm)	(mm)	
	CT81-1KV-BN-101~472K k**	See spec	cific sp	ecific	ation	0.5	a式 Dmox
	CT81-1KV-R-101~332K k**	See spec	cific sp	ecific	ation	0.5	IMAX.
	CT81-2KV-BN-101~332K k**	See spec	cific sp	ecific	ation	0.6	
	CT81-2KV-R-101~222K k**	See spec	cific sp	ecific	ation	0.6	
	CT81-3KV-BN-101~222K k**	See spec	cific sp	ecific	ation	0.6	
	CT81-3KV-R-101~102K k**	See spec	cific sp	ecific	ation	0.6	F
							k式 -
							Drox Thex.
							dı±0,05
							2 1


■ Marking



- ① Temperature Characteristic
- 2 Rated Capacitance
- 3 Tolerance of Capacitance
- ④ Rated Voltage

■ Structure






- ①Coating: Epoxy Resin
 ②Dielectric: Ceramic
- ③Electrode: Silver or Copper
- 4 Solder : Alloy Tin
- ⑤Lead wire: CP Lead




	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page
voltage	Α	6

■ Temperature Characteristic Curve



■ Cap. & D.F.—Fre. Curve





	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page
voltage	Α	7

■ Specification and Test Method

It	tem		Specifications		Test Method	
1. Storage	Temp. Range	−40°C∼+85°C				
2 . Operati	ng Temp. Range	−25°C∼+12	5°C			
3 . Appeara	nce and		has no marked defec s should be within lerance	t	Appearance be watched on sight Dimension be measured by caliper	
4. Mark	ing	Should be d	iscerned easily		Be watched on sight	
5. Capa	citance	Within spec	fied tolerance		Temp. 20°C±2°C,	
6 . Dissipat	tion Factor(D.F.)	Char. BN R	Specifications ≤0.5% ≤0.25%		Vol. 1.0±0.2V Freq. 1±0.2KHz,	
7 Insulation	Resistance(I.R.)	10000M Ω	min.		The insulation resistance should be measured with 500±50VDC within 60±5sec of charging	
8 Dielectric	Between Lead Wires	No failure			Apply a voltage of 1.5U _R +500V DC for 1 to 5 sec. between the lead Wires.(Charge/discharge current≤50mA)	
Strength	Body Insulation	No failure			First, the terminals of the capacitor should be connected together. Then, as shown in figure at right, a metal foil body of the capacitor to the distance of about 3 to 4mm from each terminal. Then, the capacitor should be inserted into a container filled with metal balls of about 1mm diameter. Finally, apply a voltage of 1.3KV DC for 1 to 5 sec. Between the capacitor lead wires and metal balls.	
9. Temp.	Char.	Char. Capacitance Change BN ±10% R ±15%		hange	The capacitance should be measured at each step as below table. Step 1 2 3 4 5 Temp.(°C) 20±2 -25±2 20±2 85±2 20±2	
10	Appearance	No marked	defect		The capacitor should be	
Vibration Resistanc	Capacitance Change	Within specified tolerance		Ī	firmly soldered to the supporting lead wire and	
е	Dissipation Factor(D.F.)	Char. BN R	Specifications ≤0.5% ≤0.25%		vibrated at a frequency range of 10 to 55Hz. 1.5mm in total amplitude. With about a 1 minute rate of vibration change from 10Hz to 55Hz and back to 10Hz.Apply for a total of 6 hrs. 2hrs .each in 3 mutually perpendicular directions.	



	Anshan Keifat Electronic Ceramic Technical Co., Ltd.						
					PART NO.		
- • . •		• .			Edition	Page	
Lead type Low	DF Ceramic	capacito	ors of Medium and	high voltage	Α	8	
Ite	m	Sı	pecifications		Test Method		
11. Strength of Lead wires	Tensile	and capacit	Fix the body of the a tensile weight gr		gradually to each lead direction of capacitor ep for 10±1sec.		
	Bending	broken.		90° bend, at the poriginal position, a	uld be subjected to 5N oint of egress ,in one and then a 90° ben se of one bend in 2 to	direction return to d in the opposite	
12. Solder ab	oility	uniformly direction ov	should be soldered With coated on the axial ver 90% of the ntial direction	With The lead wires of the capacitor should be dipped alcohol Solution of 25% wt rosin and then into mo		n into molten solder depth of dipping is	
	Appearance	No marked	defect	The lead wires shou	The lead wires should be immersed Thermal Screen solder of 260±10°C up to 1.5 to		
	Capacitance	Within spec	ified tolerance	in solder of 260±1			
13. Soldering	Change			2.0mm from the r	roof of terminal		
Effect	I.R.	1000M Ω min		for 3+1/-0sec.	l II (Sold		
	Dielectric Strength		Per Item 8.				
	Appearance	No marked	defect				
	Capacitance	Char.	Capacitance Change	1			
	Change	BN、R	±10%	Set the capacitor 90-95% RH.	for 500+24/-0 hou	urs at 40±2°C in	
14. Humidity		Char.	Specifications	Pre-treatment: The	e capacitor should be		
(under Steady	Dissipation	BN	≤1.0%	for 1 hour, then, pl before initial measu	aced at room condition	on for 24±2 hours	
State)	Factor(D.F.)/Q	R	≤0.5%	Post-treatment: Capacitors should be s		stored for 24±2	
	I.R.		4000MΩ min	hours at room cond	dition.		
	Dielectric Strength		Per Item 8.				
	Appearance	无显著异常	į		of 1.5U _R for 1000h a	at 125°C	
	Capacitance Change	Char. BN、R	Capacitance Change ±10%	for 1 hour, then, pl	e capacitor should be aced at room condition		
16. 寿命试验	Dissipation Factor(D.F.)/Q	Char. BN R	Specifications ≤1.0% ≤0.5%	Post-treatment: C	Capacitors should be	stored for 24±2	
	I.R.	- 2	2000MΩ min]			
Dielectric			Per Item 8.				

Per Item 8.

Strength



	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page
voltage	A	9


Package

Bulk

packing bag



Inner package




/	Dimension: mm		MOQ	Inner package quantity
L±10	W±5	H±5	(Kpcs)	(Kpcs)
330	240	120	1 (短脚)	
			0.5 (长脚)	



	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page
voltage	Α	10

Taping



符号	尺寸(mm)	符号	尺寸(mm)
P0	12.7 \pm 0.2	W2	3.0max.
P	12.7 \pm 1.0	t1	0.6 ± 0.3
F	5.0 ± 0.5	t2	1.5max.
P1	3.85 ± 0.5	D	13.5max.
P2	6.35 ± 1.0	DO	4 ± 0.1
НО	16.5 \pm 0.5	d	0.6 ± 0.05
Н	18.0 ± 1.0	L	11max.
W	18.0 ± 0.5	T	4.5max.
WO	10.0 \pm 1.0	ΔS	0 ± 0.8
W1	9. $0^{+0}_{-0.5}$	∆h	±1.0max.

Product Label



No.	Description	No.	Description	
1	Code Number	5	Remark	
2	ITEM	6	Check	
3	SPEC	7	Produce Date	
4	Quantity	8	Batch	



	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page
voltage	A	11

■ Caution (Rating)

1. Operating Voltage

When DC-rated capacitors are to be used in AC or ripple current circuits, be sure to maintain the V p-p value of the applied voltage or the Vo-p that contains DC bias within the rated voltage range.

When the voltage is applied to the circuit, starting or stopping may generate irregular voltage for a transit period because of resonance or switching. Be sure to use a capacitor with a rated voltage range that includes these irregular voltages.

Voltage	DC Voltage	DC+AC Voltage	AC Voltage	Pulse Voltage (1)	Pulse Voltage (2)
Positional Measurement	Vu-p	Vu-p	Vp-p	Vp-p	Vp-p

2. Operating Temperature and Self-generated Heat

Keep the surface temperature of a capacitor below the upper limit of its rated operating temperature range. Be sure to take into account the heat generated by the capacitor itself. When the capacitor is used in a high-frequency current, pulse current or similar current, it may have self-generated heat due to dielectric loss. Applied voltage load should be such that self-generated heat is within 20° C under the condition where the capacitor is subjected to an atmospheric temperature of 25° C. When measuring, use a thermocouple of small thermal capacity-K of Φ 0.1mm under conditions where the capacitor is not affected by radiant heat from other components or wind from surroundings. Excessive heat may lead to deterioration of the capacitor's characteristics and reliability. (Never attempt to perform measurement with the cooling fan running. Otherwise, accurate measurement cannot be ensured.)

3. Test Condition for Withstanding Voltage

(1) Test Equipment

Test equipment for AC withstanding voltage should be used with the performance of the wave similar to 50/60Hz sine wave.

If the distorted sine wave or overload exceeding the specified voltage value is applied, a defect may be caused.

(2) Voltage Applied Method


When the withstanding voltage is applied, the capacitor's lead or terminal should be firmly connected to the output of the withstanding voltage test equipment, and then the voltage should be raised from near zero to the test voltage.



	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page
voltage	A	15

If the test voltage without the raise from near zero voltage would be applied directly to capacitor, test voltage should be applied with the zero cross.* At the end of the test time, the test voltage should be reduced to near zero, and then capacitor's lead or terminal should be taken off the output of the withstanding voltage test equipment. If the test voltage without the raise from near zero voltage would be applied directly to capacitor, the surge voltage may rise, and therefore, a defect may be caused.

*ZERO CROSS is the point where voltage sine wave passes 0V. See the figure at below.



4. Fail-Safe

When the capacitor is broken, failure may result in a short circuit. Be sure to provide an appropriate fail—safe function like a fuse on your product if failure could result in an electric shock, fire or fuming.

FAILURE TO FOLLOW THE ABOVE CAUTIONS MAY RESULT, WORST CASE, IN A SHORT CIRCUIT AND CAUSE FUMING OR PARTIAL DISPERSION WHEN THE PRODUCT IS USED.

Caution (Storage and Operating Condition)

The insulating Epoxy molded capacitors does not form a perfect seal; therefore, do not use or store capacitors in a corrosive atmosphere, especially where chloride gas, sulfide gas, acid, alkali, salt or the like are present. And avoid exposure to moisture. Before cleaning, bonding or molding this product, verify that these processes do not affect produce quality by testing the performance of a cleaned, bonded or molded product in the intended equipment. Store the capacitors where the temperature and relative humidity do not exceed -40 to 85 degrees centigrade and 15 to 85%. Use capacitors within 6 months after delivery.

FAILURE TO FOLLOW THE ABOVE CAUTIONS MAY RESULT, WORST CASE, IN A SHOCT CIRCUIT AND CAUSE FUMING OR PARTIAL DISPERSION WHEN THE PRODUCT IS USED.

Caution (Soldering, Mounting and Handing)

1. Vibration and Impact

Do not expose a capacitor or its pins to excessive shock or vibration during use.

Excessive shock or vibration may cause fatigue destruction of lead wires mounted on the circuit board.

Please take measures to hold a capacitor on the circuit boards by adhesive, molding resin or another coating.

Please confirm there is no influence of holding measures on the product with the intended equipment.



	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page
voltage	Α	13

2. Soldering

When soldering this product to a PCB/PWB, do not exceed the solder heat resistance specifications of the capacitor. Subjecting this product to excessive heating could melt the internal junction solder and may result in thermal shocks that can crack the ceramic element.

Soldering the capacitor with a soldering iron should be performed in the following conditions.

Temperature of iron-tip: 400 degrees C. max.

Soldering iron wattage: 50W max.

Soldering time: 3.5 sec. max.

3. Bonding, Resin Molding and Coating

Before bonding, molding or coating this product, verify that these processes do not affect the quality of capacitor by testing the performance of the bonded, molded or coated product in the intended equipment.

In case the amount of applications, dryness/hardening conditions of adhesives and molding resins containing organic solvents (ethyl acetate, methyl ethyl ketone, toluene, etc.) are unsuitable, the outer coating resin of a capacitor is damaged by the organic solvents and it may result, worst case, in a short circuit.

The variation in thickness of adhesive, molding resin or coating may cause outer coating resin cracking and/or ceramic element cracking of a capacitor in a temperature cycling.

4. Treatment after Bonding, Resin Molding and Coating

When the outer coating is hot (over 100 degrees C.) after soldering, it becomes soft and fragile. Therefore, please be careful not to give it mechanical stress.

FAILURE TO FOLLOW THE ABOVE CAUTIONS MAY RESULT, WORST CASE, IN A SHOCT CIRCUIT AND CAUSE FUMING OR PARTIAL DISPERSION WHEN THE PRODUCT IS USED.

Notice (Soldering and Mounting)

Cleaning (ultrasonic cleaning)

To perform ultrasonic cleaning, observe the following conditions.

Rinse bath capacity: Output of 20 watts per liter or less. Rinsing time: 5 min. max.

Do not vibrate the PCB/PWB directly. Excessive ultrasonic cleaning may lead to fatigue destruction of the pins.

Notice (Rating)

- 1. Capacitance Change of Capacitors
- (1) For BN/R char.

Capacitors have an aging characteristic, whereby the capacitor continually decreases its capacitance slightly if the capacitor is left on for a long time. Moreover, capacitance might change greatly depending on the surrounding temperature or an applied voltage. Therefore, it is not likely to be suitable for use in a constant time circuit.



	PART NO.	
Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page
voltage	А	14

Lead type Low DF Ceramic capacitors of Medium and high	Edition	Page		
voltage	Α	14		
2. Performance Check by Equipment				
Before using a capacitor, check that there is no problem in the equipment's p	Before using a capacitor, check that there is no problem in the equipment's performance and the specifications.			
Generally speaking, CLASS 2 (B/E char.) ceramic capacitors have voltage depo	Generally speaking, CLASS 2 (B/E char.) ceramic capacitors have voltage dependence characteristics and temperature			
dependence characteristics in capacitance, so the capacitance value may cha	nge depending on t	he operating condition		
in the equipment. Therefore, be sure to confirm the apparatus performance	of receiving influer	nce in the capacitance		
value change of a capacitor, such as leakage current and noise suppression of	haracteristic.			
Moreover, check the surge-proof ability of a capacitor in the equipment, if	needed, because t	he surge voltage may		
exceed specific value by the inductance of the circuit.				